

UNITED STATES NONPROVISIONAL UTILITY PATENT APPLICATION**TITLE OF THE INVENTION**

**CONSTITUTIONAL HARDWARE ENFORCEMENT ARCHITECTURE FOR
NON-AGENTIC ARTIFICIAL INTELLIGENCE GOVERNANCE (Patent M /
A13naige – Supreme Guardian Master Control Layer)**

Inventor: Koh Wui Kiat, Edwin

ISBN: 978-981-17970-5-7

Applicant: Koh Wui Kiat, Edwin

Correspondence address: Blk 54, #06-3593, Geylang Bahru, Singapore 330054.

Residence / citizenship: Singapore / Singapore

Entity status: Small Entity

Related Application: This application claims priority under 35 U.S.C. § 119(a)–(d) to Singapore Patent Application No. 10202602156U, entitled “Integrated Deterministic Non-Agentive Governance Core for Clinical Eldercare Applications,” filed 24 June 2026.

Related foreign applications: This application claims priority to and incorporates by reference the following applications filed with the Intellectual Property Office of Singapore (IPOS): - Singapore Patent Application No. SG020603109STW, filed 5 February 2026; - Singapore Patent Application No. 10202600474X, entitled “Non-Agentive AI Governance Singapore,” filed 16 February 2026; - Singapore Patent Application No. 10202600902P, entitled “ABC+2S+H Guardian Framework,” filed 23 March 2026; and - Singapore Patent Application No. 10202602156U, entitled “Integrated Deterministic Non-Agentive Governance Core for Clinical Eldercare Applications,” filed 24 June 2026; each incorporated herein by reference in its entirety. The verified official filing dates, titles, applicants, inventors, and the specific 35 U.S.C. § 119/§ 120 benefit or priority basis for each related application are set forth in the Application Data Sheet.

This application is filed as a national U.S. nonprovisional utility application and not under the Patent Cooperation Treaty (PCT). STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT Not applicable. No United States government funding or contract rights apply. THE NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT Not applicable. INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ELECTRONICALLY Not applicable. No sequence listing, large table, or computer program listing is incorporated by reference in this application.

The verified official filing dates, titles, applicants, inventors, and the specific 35 U.S.C. § 119/§ 120 benefit or priority basis for each related application are set forth in the Application Data Sheet.

This application is filed as a national U.S. nonprovisional utility application and not under the Patent Cooperation Treaty (PCT).

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Not applicable. No United States government funding or contract rights apply.

THE NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT

Not applicable.

INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ELECTRONICALLY

Not applicable. No sequence listing, large table, or computer program listing is incorporated by reference in this application.

TITLE OF THE INVENTION

The disclosure relates to computer architecture, programmable logic, functional safety, medical and cyber-physical systems, privacy-preserving sensing, human-machine authorization, immutable event recording, and governance of artificial-intelligence systems. More particularly, the disclosure relates to a deterministic hardware appliance and associated methods that interpose a physically enforced governance boundary between a non-deterministic artificial-intelligence advisory system and one or more physical or consequential outputs, including clinical robotics, mobility enclosures, and sensing limbs.

The present application describes the Kinetic Capstone of this architecture (referred to herein as Patent M or A13nAIGE), in which the A13 execution-governance core is fully realized through an integrated P+N+D hardware stack and A13a, A13b, and A13c embodiments.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Not applicable.

THE NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT

Not applicable.

INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ELECTRONICALLY

Not applicable. No sequence listing, large table, or computer-program listing is incorporated by reference in this template.

FIELD OF THE INVENTION

The disclosure relates to computer architecture, programmable logic, functional safety, medical and cyber-physical systems, privacy-preserving sensing, human-machine authorization, immutable event recording, and governance of artificial-intelligence systems. More particularly, the disclosure relates to a deterministic hardware appliance and associated methods that interpose a physically enforced governance boundary between a non-deterministic artificial-intelligence advisory system and one or more physical or consequential outputs, including clinical robotics, mobility enclosures, and sensing limbs.

The present application describes the Kinetic Capstone of this architecture (referred to herein as Patent M or A13nAIGE), in which the A13 execution-governance core is fully realized through an integrated P+N+D hardware stack and A13a, A13b, and A13c embodiments.

BACKGROUND OF THE INVENTION

Artificial-intelligence systems, including large language models, machine-learning controllers, diagnostic models, and probabilistic decision systems, may generate useful recommendations while remaining non-deterministic. Conventional governance approaches rely predominantly on software alignment, filtering, retrieval-augmented generation, permissions, moderation, policy guardrails, red-team testing, and emergency-stop commands. Such measures may reduce risk but remain susceptible to software defects, privilege escalation, compromised dependencies, time-of-check to time-of-use divergence, semantic ambiguity, model drift, network compromise, and bypass of software-enforced restrictions.

In clinical robotics, mobility systems, eldercare monitoring, industrial control, defense, aerospace, remote operations, and other high-stakes environments, an erroneous or maliciously altered recommendation may lead to irreversible consequences. There is a need for an architecture in which an artificial-intelligence system remains advisory, physical authority is withheld by default, human commitment is required for consequential

action, privacy boundaries are enforced at sensing hardware, and governed events are recorded in a tamper-resistant manner.

There is also a need to translate probabilistic machine output into bounded deterministic packets, reject anomalous or contradictory proposals before they reach an actuator, provide an unavoidable deliberation interval, select embodiment-appropriate stopping behavior, and maintain a forensic record that cannot be rewritten or used as a return command path.

SUMMARY OF THE INVENTION

The disclosed architecture implements a non-agentic inversion in which intelligence proposes, deterministic hardware governs, a human authorizes, a bounded execution interface acts, and an immutable ledger records. An advisory processor is assigned advisory-only rights and is physically or logically separated from an execution stratum. An A7 controlled ingress bridge receives a proposal, performs or invokes validation and translation, and forwards an accepted deterministic packet to an N12 deterministic screening kernel and an A12 hardware governance core.

The hardware governance core may include a privacy layer, a deterministic deliberation layer, and a forensic/fail-safe layer. A nominal 1 kHz master clock provides a 1.0 ms supervisory cycle. A hardware timer enforces a selectable deliberation interval of 25 ms to 1000 ms inclusive, independently of advisory-software scheduling. A Tripartite human-authorization gate may require biological identity, cryptographic or possession-based authority, and kinetic confirmation before output is enabled.

A privacy-preserving embodiment uses a 905 nm non-imaging LiDAR sensor and node-local FPGA or FPPA voxelization to produce a 96-cell occupancy representation and anonymized center-of-mass vectors. Raw point-cloud data terminates at a silicon privacy boundary. A fail-safe U7 sequencer independently removes, isolates, holds, or controls actuator energy. A design requirement may specify power severance in less than 1.05 ms from a validated trigger point TP-A to an actuator-rail isolation point TP-B; the 1.0 ms supervisory cycle is a distinct quantity.

A WD117 forensic ledger cryptographically chains events using SHA-3-512, obtains attestation from an A10a hardware root of trust, and stores records in WORM memory and/or one-time-programmable fuse storage. The ledger has no actuator-command return path. The default condition is P-LIFE 1.00 mechanical stillness or another embodiment-appropriate safe state.

ADVANTAGES

- Prevents a non-deterministic AI proposal from directly actuating a physical system.
- Creates an inspectable boundary between advisory inference and execution.
- Forces a non-bypassable hardware deliberation interval.
- Requires independent human-originated authorization factors.
- Prevents raw identifiable sensing data from leaving a privacy-preserving sensing node.
- Provides deterministic rejection to stillness when uncertainty or faults arise.
- Provides embodiment-specific energy-control responses.
- Creates an append-only or write-once forensic record independent of the advisory AI.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an overall constitutional hardware-enforcement architecture separating an advisory stratum from a deterministic execution stratum.

FIG. 2 illustrates an exploded P/N/D deterministic appliance including an outer enclosure, privacy layer, deterministic layer, forensic layer, root of trust, and power/safety compartment.

FIG. 3 illustrates an A7 controlled ingress bridge and N12 deterministic drift-screening pipeline.

FIG. 4 illustrates a privacy-by-physics sensing node with 905 nm LiDAR, node-local voxelization, a 96-cell grid, and a silicon privacy wall.

FIG. 5 illustrates a synchronous hardware-timed deliberation pipeline and timing diagram.

FIG. 6 illustrates a Tripartite human-authorization gate with biological, cryptographic, and kinetic factors.

FIG. 7 illustrates a U7 fail-safe energy-control sequencer and embodiment-specific stopping responses.

FIG. 8 illustrates a WD117 immutable forensic ledger, SHA-3-512 chain, A10a root of trust, WORM memory, and OTP fuse finality.

FIG. 9 illustrates a comparison of observational P+N and kinetic P+N+D architectures.

FIG. 10 illustrates an A13 embodiment family including mobility, sensing, and clinical robotic embodiments.

FIG. 11 illustrates a pre-deployment validation and measurement arrangement.

FIG. 12 illustrates a complete system state machine including nominal, failure, safe-state, and re-arm transitions.

The drawings are schematic and not necessarily to scale. Like reference numerals identify like or corresponding elements.

REFERENCE NUMERAL SCHEDULE

Numeral	Element
100	overall architecture
110	AI advisory processor
120	advisory stratum
130	proposal data
140	execution stratum
150	consequential output
200	A7 controlled ingress bridge
210	ingress interface
220	N12 screening kernel
230	deterministic packet
240	reject-to-stillness path
300	A12 deterministic core
310	privacy layer
320	master clock
322	hardware timer/counter
330	deterministic layer
340	hardware-timed deliberation gate
350	safety FSM/KCL
360	deterministic output gate
370	forensic/fail-safe layer

400	human authorization gate
410	biological identity input
420	cryptographic authority input
430	kinetic confirmation input
440	authorization-valid signal
500	A13 embodiment router
510	A13a mobility embodiment
520	A13b sensing embodiment
530	A13c clinical robotic embodiment
540	actuator/output
550	bounded motion envelope
600	U7 fail-safe sequencer
610	hardware fault trigger
620	power isolator
630	actuator rail
640	safe-state holding mechanism
700	WD117 forensic ledger
710	event input
720	SHA-3-512 chaining circuit
730	A10a root of trust
740	WORM memory
750	OTP fuse bank
760	one-way boundary

800	privacy-preserving sensing node
810	905 nm LiDAR
820	raw point cloud
830	voxelization engine
840	96-cell occupancy grid
850	silicon privacy wall
860	anonymized CoM output
900	human operator
910	nurse annunciator
920	isolated alert cable
930	facility IT boundary
940	local fail-loud alarm
1000	compute limiter
1010	1.1x cap circuit
1100	mobility chassis
1110	wheel module
1120	seat/enclosure
1130	controlled deceleration
1200	robotic-arm base
1210	arm joint
1220	end effector
1230	encoder
1240	positional envelope

1300	validation bench
1310	oscilloscope
1320	continuity meter
1330	cryptographic verifier
1340	network tester
1350	TP-A
1360	TP-B

DETAILED DESCRIPTION OF THE INVENTION

Overall Architecture

Referring to FIG. 1, an overall architecture 100 includes an AI advisory processor 110 within an advisory stratum 120. The processor 110 generates proposal data 130 but has no direct actuation rights. The proposal data 130 enters an A7 controlled ingress bridge 200 through an ingress interface 210. An N12 deterministic screening kernel 220 applies predetermined checks and either produces a deterministic packet 230 or routes the proposal to a reject-to-stillness path 240.

The deterministic packet 230 enters an A12 deterministic core 300 in an execution stratum 140. The core 300 withholds output during a hardware-timed deliberation interval, receives an authorization-valid signal 440 from a human authorization gate 400, verifies safety conditions using a finite-state machine or kinematic-constraint layer 350, and enables a deterministic output gate 360 only when all required conditions are true. The output gate 360 provides a bounded signal to an A13 router 500 and a consequential output 150.

P/N/D Deterministic Appliance

Referring to FIG. 2, the A12 core 300 may be housed in a tamper-evident enclosure having a privacy layer 310, a deterministic layer 330, a forensic/fail-safe layer 370, an A10a root of trust 730, and a power/safety compartment. The enclosure may include an isolated backplane, mounting rails, EMI shielding, cooling paths, service panels, and an external I/O bulkhead.

Controlled Ingress and Drift Screening

Referring to FIG. 3, the A7 bridge 200 may perform protocol isolation, buffering, packet framing, deterministic schema translation, and replay protection. The N12 kernel 220 may perform schema, provenance, uncertainty, contradiction, range, and freshness checks. Passing these checks generates packet 230 but does not itself authorize actuation. Any

required-check failure routes the current proposal to path 240 and may create a forensic event.

Privacy-Preserving Sensing

Referring to FIG. 4, sensing node 800 may include a 905 nm LiDAR 810, a raw point-cloud buffer 820, and a node-local FPGA or FPPA voxelization engine 830. The engine 830 generates a 96-cell occupancy grid 840 and anonymized center-of-mass vectors 860. A silicon privacy wall 850 prevents the raw point cloud from egressing the node. In an embodiment, the node physically lacks a camera, microphone, and cloud-network route.

Hardware-Timed Deliberation

Referring to FIG. 5, a master clock 320 operates nominally at 1 kHz, corresponding to a 1.0 ms supervisory cycle. A hardware timer/counter 322 enforces a selectable deliberation interval of 25 ms to 1000 ms inclusive. The interval is independent of advisory-software scheduling. Output remains disabled until the interval completes, authorization is valid, and the safety FSM/KCL 350 indicates a safe condition.

Human Authorization

Referring to FIG. 6, authorization gate 400 receives a biological identity input 410, a cryptographic or possession-based authority input 420, and a kinetic confirmation input 430. The factors may be independently isolated and validated. An iris-derived token may expire in less than five seconds. No two-of-three fallback is provided. Dropping or invalidating a required factor withdraws authorization-valid signal 440.

Fail-Safe Energy Control

Referring to FIG. 7, U7 sequencer 600 receives a hardware fault trigger 610 and operates isolator 620 to control actuator rail 630. A design requirement may specify a severance time less than 1.05 ms from trigger point TP-A 1350 to isolation point TP-B 1360. The 1.0 ms supervisory cycle of clock 320 is not the severance time. The response is embodiment-specific: immediate de-energization for a free-space arm, mechanical

holding for a load-bearing mechanism, or controlled deceleration for an occupant-carrying mobility system.

Immutable Forensic Accountability

Referring to FIG. 8, ledger 700 receives event input 710 and chains records with SHA-3-512 circuit 720. Root of trust 730 attests the chain. WORM memory 740 and OTP fuse bank 750 provide irreversible or write-once finality. A one-way boundary 760 prevents the ledger from issuing an actuator command. A ledger-integrity or tamper fault can independently trigger the fail-safe sequencer 600.

Observational and Kinetic Architectures

Referring to FIG. 9, an observational architecture may include sensing embodiment 520, privacy layer 310, deterministic monitoring layer 330, an isolated alert cable 920, and nurse annunciator 910, without an actuator path. A kinetic architecture additionally includes D-layer 370, authorization gate 400, fail-safe sequencer 600, ledger 700, and router 500 controlling an actuator. These architecture labels do not alone establish a regulatory classification.

A13 Embodiments

Referring to FIG. 10, A13 router 500 may select among a mobility embodiment 510, sensing embodiment 520, and clinical robotic embodiment 530 according to a hardware-protected configuration. Mobility embodiment 510 may include chassis 1100, wheels 1110, seat 1120, and controlled-deceleration path 1130. Clinical robotic embodiment 530 may include base 1200, joints 1210, end effector 1220, encoders 1230, and a bounded positional envelope 1240. A value of ± 0.05 mm, where used, is a positional tolerance and not a jerk value; jerk is separately expressed in mm/s³.

Validation Arrangement

Referring to FIG. 11, validation bench 1300 may include oscilloscope 1310, continuity meter 1320, cryptographic verifier 1330, and network tester 1340. Measurements may

include the 1 kHz clock, the 25–1000 ms deliberation interval, the TP-A-to-TP-B energy-isolation interval, authorization continuity, hash-chain integrity, absence of reverse commands, and absence of raw point-cloud egress. Design requirements are not treated as measured performance until evidence is obtained using calibrated instruments and traceable procedures.

System State Machine

Referring to FIG. 12, the system state machine begins in power-on self-test and enters P-LIFE mechanical stillness. A proposal progresses through controlled ingress, deterministic screening, packet validation, hardware hold, human authorization, safety verification, bounded execution, forensic commit, and return to stillness. Failure states include proposal rejection, raw-egress blocking, authorization timeout, tamper invalidation, ledger fault, fail-safe braking, fail-loud alarm, and safe-state verification. Re-arm requires a verified safe state and renewed human authorization; automatic restart is prohibited.

EXAMPLE IMPLEMENTATIONS

- Clinical and surgical robotic systems.
- Privacy-preserving eldercare sensing and fall alerts.
- Occupant-carrying mobility systems.
- Industrial automation and critical infrastructure.
- Defense, aerospace, and remote systems.
- Digital decision systems where hardware-independent commitment and accountability are required.

INDUSTRIAL APPLICABILITY

The architecture can be manufactured using programmable logic, safety controllers, secure elements, non-imaging ranging sensors, isolated interfaces, relays, motor-drive safety inputs, mechanical brakes, write-once memory, cryptographic circuits, and

conventional actuators. It is applicable wherever probabilistic computation must be prevented from independently causing a consequential action.

CLAIMS

- 1.** A constitutional hardware enforcement system for governing an artificial-intelligence advisory processor, comprising: an ingress bridge forming a controlled ingress path from the advisory processor; a deterministic screening kernel configured to accept or reject an advisory proposal and generate a bounded deterministic packet; a synchronous hardware governance core configured to withhold a consequential output during a hardware-timed deliberation interval; a human authorization gate independent of the advisory processor; an execution interface enabled only after verification of the packet, the interval, and an authorization state; a fail-safe energy-control mechanism independent of the advisory processor; and a write-once or append-only forensic ledger.
- 2.** The system of claim 1, wherein the hardware governance core comprises a privacy layer, a deterministic layer, and a forensic/fail-safe layer.
- 3.** The system of claim 1, wherein the hardware governance core operates in a nominal 1 kHz synchronous clock domain providing a 1.0 ms supervisory cycle.
- 4.** The system of claim 1, wherein the hardware-timed deliberation interval is enforced by a programmable-logic counter independently of software scheduling.
- 5.** The system of claim 4, wherein the deliberation interval is selectable from 25 ms to 1000 ms inclusive.
- 6.** The system of claim 1, wherein the human authorization gate requires a biological identity factor, a cryptographic or possession-based authority factor, and a kinetic confirmation factor.
- 7.** The system of claim 6, wherein the biological identity factor generates a token having a validity period less than five seconds.

- 8.** The system of claim 1, wherein the ingress bridge translates semantic or probabilistic proposal content into a deterministic packet containing bounded output parameters.
- 9.** The system of claim 1, wherein the deterministic screening kernel rejects contradictory, malformed, stale, unprovenanced, uncertain, or out-of-range content and maintains a stillness state.
- 10.** The system of claim 1, further comprising a privacy-preserving sensing node having a non-imaging ranging sensor and node-local voxelization circuitry.
- 11.** The system of claim 10, wherein the sensor comprises a 905 nm LiDAR array and the circuitry produces a 96-cell occupancy grid and center-of-mass vectors.
- 12.** The system of claim 10, wherein raw point-cloud data is prevented from egressing the sensing node by a hardware privacy boundary.
- 13.** The system of claim 1, wherein the fail-safe energy-control mechanism comprises a one-shot sequencer and a physical or solid-state isolator.
- 14.** The system of claim 13, wherein the fail-safe energy-control mechanism is configured according to an embodiment to perform immediate de-energization, mechanical holding, or controlled deceleration.
- 15.** The system of claim 13, wherein an electrical isolation requirement is less than 1.05 ms measured from a validated hardware trigger point to an actuator-side rail-isolation point.
- 16.** The system of claim 1, wherein the forensic ledger cryptographically chains event records using SHA-3-512.
- 17.** The system of claim 16, further comprising a hardware root of trust and WORM memory, OTP fuses, or another irreversible storage mechanism.

- 18.** The system of claim 16, wherein the ledger has a unidirectional event input and no actuator-command return path.
- 19.** The system of claim 1, wherein the execution interface controls a clinical robotic arm, a mobility system, an eldercare apparatus, an industrial machine, or a remote platform.
- 20.** A method of hardware-enforced artificial-intelligence governance, comprising:
receiving an advisory proposal through a controlled ingress bridge;
deterministically screening the proposal; rejecting a failed proposal to a stillness state; translating an accepted proposal into a bounded deterministic packet;
imposing a hardware-timed deliberation interval; independently receiving human authorization; enabling a consequential output only after hardware verification;
monitoring the output using a safety state machine; and recording an event chain in write-once or append-only storage.
- 21.** The method of claim 20, further comprising detecting a fault and independently removing, isolating, holding, or controlling actuator energy.
- 22.** The method of claim 20, further comprising voxelizing non-imaging spatial data inside a sensing node and transmitting only anonymized spatial vectors.
- 23.** A privacy-preserving sensing node comprising: a non-imaging ranging sensor; a local hardware voxelization circuit; a hardware boundary preventing raw sensing data from egressing the node; and an output gate configured to output anonymized spatial vectors.
- 24.** A forensic accountability apparatus comprising: an event input; a cryptographic chaining circuit; a hardware root of trust; and a write-once storage device, wherein the apparatus has no actuator-command return path.
- 25.** The system, method, sensing node, or forensic accountability apparatus of any preceding claim, wherein failure to verify a required state causes mechanical stillness, energy isolation, controlled stopping, or a fail-loud local alarm.

ABSTRACT

A constitutional hardware enforcement architecture interposes deterministic apparatus between a non-deterministic artificial-intelligence advisor and a consequential output. A controlled ingress bridge and deterministic screening kernel translate accepted proposals into bounded deterministic packets. A synchronous P/N/D governance core imposes a non-bypassable hardware-timed deliberation interval and withholds output pending independent human authorization. A privacy embodiment performs node-local voxelization of non-imaging ranging data and permits only anonymized vectors to cross a silicon privacy boundary. A fail-safe sequencer independently removes, isolates, holds, or controls actuator energy. A write-once forensic ledger cryptographically chains proposal, screening, authorization, execution, and fault events under a hardware root of trust. The default state is stillness or another embodiment-appropriate safe state. Applications include clinical sensing, medical robotics, mobility, industrial control, critical infrastructure, defense, aerospace, and remote systems.




FIG. 1






FIG. 3




FIG. 4




FIG. 5 — SACRED PAUSE SYNCHRONOUS TIMING PIPELINE AND HARDWARE-ENFORCED DELIBERATION WINDOW**FIG. 5**

FIG. 6 — TRIPARTITE HUMAN AUTHORIZATION GATE WITH BIOLOGICAL, CRYPTOGRAPHIC AND KINETIC FACTORS**FIG. 6**



WD117 IMMUTABLE FORENSIC LEDGER | SHA-3-512 EVENT CHAIN | A10a ROOT OF TRUST | WORM MEMORY AND OTP FUSE





FIG. 8







FIG. 11 — PRE-DEPLOYMENT VALIDATION AND MEASUREMENT ARRANGEMENT






FIG. 12